Many self-test strategies use signature analysis to compress the test responses. In complex circuits the test execution is divided into a number of subtasks, each producing a signature in a self-test register. Whereas the conventional approach is to evaluate all these signatures, this paper presents methods to minimize the number of evaluated signatures without reducing the fault coverage. This is possible, since the signatures can influence one another during the test execution. For a fixed test schedule a minimal subset of signatures can be selected, and for a predetermined minimal subset of signatures the test schedule can be constructed such that the fault coverage is maximum. Both approaches result in significant hardware savings when a self-test is implemented.
. Introduction
In order to implement a built-in self-test often some system registers are augmented to multi-mode self-test registers (STRs) like the well-known BILBO (built-in logic block observer [SI) or CURT (generator of unequiprobable random tests [12]). In the test mode, STRs generate patterns or perform signature analysis. By an appropriate placement of the STRs, in the test mode all global feedback loops are cut, and the circuit is subdivided into segments that are completely bounded by STRs (e.g. [2, 93).
These segments are called test units (figure 1).
A test unit contains a set of STRs that generate (pseudo-)exhaustive or pseudo-random test patterns for the block under test (BUT) and one STR that is configured as a multiple input signature register (MISR) to evaluate the test responses, when the test unit is processed. If the obtained signature differs from the correct signature, the block is faulty. However, even false test responses may result in the correct signature. This is called error masking or aliasing. The test of the whole circuit consists of processing all the test units. In this paper it is assumed that the signatures collected in each test unit are retained and the test registers are not reinitialized during the test execution. Then it is sufficient to scan the signatures only at the end of the test, since any difference between the actual contents of an STR and the con-
Structure of a test unit
tents corresponding to the fault-free case will remain unchanged in the pattern generation mode.
A correctly initialized STR can get a faulty signature, if the processed test unit contains a detectable fault, or if at least one of the involved pattern generating STRs has got a faulty signature some time before and thus produces a pattern sequence that differs from the fault-free case. By this mechanism faulty signatures can propagate through the circuit [lo] .
This can be utilized in two ways. For many circuits the scanning of STRs and the evaluation of signatures can be restricted to a subset of the STRs almost without decreasing the fault coverage. Secondly, test schedules can be constructed that maximize the fault coverage obtained by evaluating only a subset of signatures. This paper presents methods for both issues. The result is a significant reduction of the amount of hardware required to implement a self-test.
Section 2 presents a model that can be used as a basis for the determinztion of the fault coverage, the selection of signatures, and the test scheduling procedures. Section 3 shows a method to select a minimal number of signatures such that for a fixed test schedule a given fault coverage value is obtained. The problem of constructing a test schedule that gives maximum fault coverage is addressed in section 4, and an algorithm for its solution is presented. Section 5 gives examples and results for some benchmark circuits. A summary and a short discussion in section 6 conclude the paper. Figure 3 shows the test incompatibility graph for the example circuit. 
. Model

Theorem:
If the test schedule is a periodically repeated fixed sequence of test sessions, that contain each test unit at least once, the probability that an STR Ti contains a faulty signature after a large number r of repetitions of the test session sequence is l i m P (faulty signature in Ti)
where ki: width of the STR Ti Tf c T set of signature registers in the test units where the fault f is located s(Tf): set of successors of the nodes of Tf in G-r
The probabilities for a fixed number r of repetitions can be computed exactly as shown in [lo] . For long test lengths (many repetitions of the test session sequence) the probability of a faulty signature in each STR Ti approaches a maximum value, that is determined only by the width ki of the STR. It depends neither on the length of the propagation path from the location of the fault to the STR Ti, nor on the characteristic features of other STRs involved in the propagation process. The results in section 5 will show that the test session sequence must be repeated only few times until the maximum probabilities of faulty signatures are practically reached.
In order to get an inexpensive implementation of the BIST control unit, the test schedule should be composed of a short sequence of test sessions, that is concatenated repeatedly. In this context the scheduling problem can be stated as follows.
Problem Test Scheduling
Given:
Test register graph GT = (T, ET) Test incompatibility graph GI = (U, EI) Set uil can cause a faulty signature in the corresponding signature register Ti,. When this STR Til is used afterwards to generate patterns for a test unit ui2, the signature in STR TiZ can also become faulty. The propagation of a faulty signature corresponds to travelling along a propagation path (Til, TiZ, ..., Ti,) in the test register graph GT. This propagation is possible only if the corresponding test units uil, ui2, ..., Ui, are processed in the same order. The test schedule must contain a test session comprising the test unit uil, then a test session comprising ui2, and so on. Other test sessions are allowed between these test sessions. Hence the test schedule must look like ( ..., [ U i l , ...), ..., [uiz, ...), ..., ..., {Ui,, ...), ...). It can be constructed in two steps: i) A set of propagation paths is created that contains at least one path from each STR that is used as a signature register to an STR of 0. ii) The test sessions are built such that for every propagation path the corresponding test units appear in the sequence of test sessions in the same order.
Heuristics help to choose an efficient set of propagation paths. From each signature register a shortest propagation path to each STR of 0 is selected. On the shortest propagation path the smallest number of signature registers is involved.
As in each of them fault masking is possible, the fault masking probability is often lowest on the shortest path. The shortest paths also contribute to a relatively short overall test length, since in order to propagate a faulty signature along the shortest path the smallest number of test sessions is required. Propagation paths to all STRs of 0 that can be reached are selected, since for all subsets 0" c 0 c 0 the inequation P (faulty signature in at least one STR of 0') P (faulty signature in at least one STR of 0) holds. These heuristics are applied in the algorithm STS ("Self-Test Scheduling", for details see [ll] ). The inputs are the test register graph GT, the test incompatibility graph GI, and the required number dmin of test sessions. The algorithm STS first tries to construct a sequence of d=dmln test sessions. This is impossible, if dmin is less than the chromatic number ~ ( G I ) of the test incompatibility graph GI. If the algorithm does not find such a sequence, the parameter d is incremented until the construction is successful. The output is the test session sequence s: = (so, s i , ..., . If the constructed sequence S does not give sufficient fault coverage, the fault masking probabilities along the propagation paths are reduced by repeating the sequence. The required number r of repetitions can be determined by computing the fault coverage values for some small numbers of repetitions. The complete test schedule is (So, SI, ...
The algorithm STS is demonstrated using the circuit of figure 2 and the corresponding test register graph GT of figure 3. Only the STR T3 is scanned, 0 = (T3). The set of shortest paths in GT from a signature register to the STR of 0 is T5 is not considered, since it is not used for signature analysis. All propagation paths that are contained in other paths of M can be removed, M := {(Ti, T4, T3), (T2, T4, T3)}.
M := {(TI, T4, T3), (T2. T4, T3), (T4, T3), (T3) 1. The STR For dmin = 2 the constructed test session sequence is ([ q}, [ u l , u2, uj}) with d=2. This is a sequence of minimal length, since ~( G I ) = 2. The sequence must be repeated in order to make the propagation from all signature registers to the STR T3 possible. The final test schedule is ({uq] 
. Results
In this section the results of the algorithm STS are compared with the results of the "nonpartitioned testing" algorithm (NT) of [2] , that aims at a minimal overall test length and assumes that all signatures are evaluated. The first example E l is the circuit of figure 2 with 20-bit-STRs, the second example E2 is the same structure but with 8-bit-STRs. In table 1 the results for both scheduling approaches are listed. The number of repetitions is chosen such that in all cases the fault coverage is the same for both scheduling methods. For El the error masking probabilities are very low and can be neglected, when the algorithm STS is applied. At the end of the test execution the probability of a faulty signature in the STR T3 differs from the maximum possible value by less than 2.10-6. This means, the probability that a faulty signature is masked during the propagation to T3 is less than 2.10-6. If the STRs are 8 bit wide (E2), the probability of a faulty signature decreases along the propagation paths by an amount that cannot be neglected. This is compensated by repeating the test session sequence once more. In the schedules constructed by the algorithm STS, the test lengths are increased by a factor of 2 and 3, respectively, compared to the "nonpartitioned testing" schedule. But the advantage is that for E l and E2 only the signature in the STR T3 must be evaluated at the end of the test, whereas with the "nonpartitioned testing" schedule all the signatures of TI, T2, T3, and T4 must be scanned and evaluated. The number of bits of the signatures derived by STS is significantly less without any loss of fault coverage. There is no need for an internal scan path, as the STR T3 at the primary outputs can be accessed via the boundary scan chain [6] . The BIST control unit does not have to scan the signatures in the internal STRs and can be simplified. The control unit of the boundary-scan architecture does not need any instructions to control an internal test data register. The comparison of signatures requires less effort. Altogether the amount of test hardware is reduced significantly.
Some large ISCAS'89 benchmark circuits [l] were also investigated. At all primary inputs and primary outputs, boundary scan cells were added. Then STRs were built in, such that all global feedback loops of the circuits were cut by at least two STRs. In some cases this required additional flipflops. Table 2 compares the test scheduling results.
